JEDEC JESD8-31
1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE
standard by JEDEC Solid State Technology Association, 03/01/2018
- Comments Off on JEDEC JESD8-31
- JEDEC
1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE
standard by JEDEC Solid State Technology Association, 03/01/2018
BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS
standard by JEDEC Solid State Technology Association, 08/01/2018
TEMPERATURE, BIAS, AND OPERATING LIFE
standard by JEDEC Solid State Technology Association, 06/01/2005
ADDENDUM No. 1 to JESD35 – GENERAL GUIDELINES FOR DESIGNING TEST STRUCTURES FOR THE WAFER-LEVEL TESTING OF THIN DIELECTRICS
standard by JEDEC Solid State Technology Association, 09/01/1995
STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (WIDE RANGE OPERATION)
standard by JEDEC Solid State Technology Association, 06/01/2001
PRECONDITIONING OF NONHERMETIC SURFACE MOUNT DEVICES PRIOR TO RELIABILITY TESTING
standard by JEDEC Solid State Technology Association, 11/01/2016
Universal Flash Storage (UFS)
standard by JEDEC Solid State Technology Association, 02/01/2011
A Guideline for Defining "Low-Halogen" Solid State Devices (Removal of BFR/CFR/PVC)
standard by JEDEC Solid State Technology Association, 11/01/2010
PREFERRED LEAD CONFIGURATION FOR FIELD-EFFECT TRANSISTORS
standard by JEDEC Solid State Technology Association, 11/01/1973
SPECIAL REQUIREMENTS FOR MAVERICK PRODUCT ELIMINATION AND OUTLIER MANAGEMENT
standard by JEDEC Solid State Technology Association, 01/01/2018